

# A CPU MODULE FOR A SPACECRAFT CONTROLLER WITH HIGH THROUGHPUT SPACEWIRE INTERFACES

**Session: Onboard Equipment & Software**

## **Short Paper**

Toru Sasaki, Minoru Nakamura, Tadashi Yoshimoto, Minoru Yoshida,  
and Shoji Yoshikawa

*Advanced Technology R&D Center, Mitsubishi Electric Corporation, 8-1-1,  
Tsukaguchi-Honmachi, Amagasaki, Hyogo, 661-8661, Japan*

*E-mail: [Sasaki.Toru@eb.MitsubishiElectric.co.jp](mailto:Sasaki.Toru@eb.MitsubishiElectric.co.jp),*

*[Nakamura.Minoru@ea.MitsubishiElectric.co.jp](mailto:Nakamura.Minoru@ea.MitsubishiElectric.co.jp),*

*[Yoshimoto.Tadashi@ap.MitsubishiElectric.co.jp](mailto:Yoshimoto.Tadashi@ap.MitsubishiElectric.co.jp),*

*[Yoshida.Minoru@ea.MitsubishiElectric.co.jp](mailto:Yoshida.Minoru@ea.MitsubishiElectric.co.jp),*

*[Yoshikawa.Shoji@ap.MitsubishiElectric.co.jp](mailto:Yoshikawa.Shoji@ap.MitsubishiElectric.co.jp)*

### **ABSTRACT**

We have developed the CPU module for a spacecraft controller with high throughput SpaceWire interfaces. This CPU module is a main module of the spacecraft controller which executes AOC(Attitude and Orbit Control) and DH(Data Handling) processing.

The amount of data from payload subsystems has been increasing in recent spacecrafts, such as earth observing spacecrafts. Therefore we selected SpaceWire for its high data transfer rate. To accelerate data transfer throughput without requiring excessive CPU resources, we have developed a SpaceWire controller with (1) a DMA controller to reduce CPU's I/O operations, (2) a PCI bus bridge with master capability which enables data transfer between CPU local memories and SpaceWire interfaces, (3) two sets of control registers with an auto flip function for each DMA channel which continues data transfer even when the CPU is setting up the next DMA transfer.

The CPU module is composed of the HR5000 CPU which is developed by JAXA, memories and an FPGA. The SpaceWire interfaces are implemented on an Anti-Fuse FPGA and connected to the CPU via PCI bus. This CPU module is a part of the SCU (Spacecraft Control Unit) which is integrated with Sensor Interface modules, I/O modules and Data Recorder modules.

We have made a functional model of the CPU module and evaluated the performance of data transfer. This paper shows the architecture of the CPU module and its evaluation results.